Joanna Mapel
Joanna Mapel's courses currently open for enrollment

Practical Design with Xilinx FPGAs

EMBD.X408
$910
  • Flexible Attend in person or via Zoom at scheduled times.
Schedule
Date
Start Time
End Time
Meeting Type
Location
Wed, 01-07-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 01-07-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 01-14-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 01-14-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 01-21-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 01-21-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 01-28-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 01-28-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-04-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-04-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-11-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-11-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-18-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-18-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-25-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 02-25-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 03-04-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 03-04-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 03-11-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
Wed, 03-11-2026
6:30pm
9:30pm
Flexible
SANTA CLARA / REMOTE
 

黑料不打烊

This class meets simultaneously in a classroom and remotely via Zoom. Students are expected to attend and participate in the course, either in-person or remotely, during the days and times that are specified on the course schedule. Students attending remotely are also strongly encouraged to have their cameras on to get the most out of the remote learning experience. Students attending the class in-person are expected to bring a laptop to each class meeting.

To see all meeting dates, click "Full Schedule" below.

You will be granted access in Canvas to your course site and course materials approximately 24 hours prior to the published start date of the course.

Required Text:
VHDL for Logic Synthesis, Authors: Andrew Rushton, Publisher: John Wiley & Sons, Publication Date: 2011-04-25, ISBN: 9780470688472

Recommended Texts:
The Verilog(R) Hardware Description Language, Authors: Donald Thomas, Philip Moorby, Publisher: Springer Science & Business Media, Publication Date: 2008-09-11, ISBN: 9780387853444

The Design Warrior's Guide to FPGAs, Authors: Clive Maxfield, Publisher: Elsevier, Publication Date: 2004-06-16, ISBN: 9780080477138